

MPS

MPS 先进 PFC+LLC 解决方案

March 2024

21dianyuan.com

MPS

Agenda


- PFC+LLC Topology Inductions
- MPS Solutions for PFC and LLC
- MPS Solutions for SR

Agenda

- PFC+LLC Topology Inductions
- MPS Solutions for PFC and LLC
- MPS Solutions for SR





Block Diagram





What Is PFC?

- A PF of 1 corresponds to the resistor case:



- The current is sinusoidal and in phase with the input voltage


- A usual power supply has a PF lower than 1:



- The current is not sinusoidal, and may be out of phase with V_{IN}
- Larger RMS current circulates in input (higher reactive power)

Boost PFC Topology

- Popular Because
 - Sinusoidal AC Line current
 - Power Factor is high
- Output Voltage is higher than input
 - Typically 380V to 400V
 - Can provide hold-up time in the event of loss of AC line cycle




Boost PFC Topology


There are many more active PFC structure, most of them based on the boost topology.

For example: interleaved boost, bridgeless boost, Vienna rectifier, Totem-Pole, etc.

Full-bridge rectifier + Boost



Totem-pole bridgeless PFC



Fast Switching


$$f_{SW} = 100\text{kHz}$$

Slow Switching


$$f_{SW} = f_{GRID}$$

Boost PFC Topology

- CrM: Critical conduction mode
 - Variable Frequency
 - High Peak Current
 - Low cost Diode




- CCM: Continuous Conduction Mode
 - Fixed Switching Frequency
 - Lower Peak Current
 - Diode reverse recovery



LLC Topology


- The LLC Topology is popular because
 - Simple structure, small size
 - High efficiency, ZVS
 - Low EMI



LLC Topology

Fundamental assumptions of fundamental wave analysis:


- The input voltage is a square-wave pulse train.
- $Q > 0.5$ and $f_0 \approx f_s$, use fundamental waves instead of square waves.



$$n = N_p / N_s \quad R_{ac} = \frac{8n^2}{\pi^2} R_o$$


$$\omega_r = \frac{1}{2\pi\sqrt{L_r \cdot C_r}} \quad Q = \frac{\omega_r \cdot L_r}{R_{ac}} \quad K = \frac{L_m}{L_r}$$

$$G(s) = \frac{K \cdot \left(\frac{s}{\omega_r}\right)^2}{Q \cdot K \cdot \left(\frac{s}{\omega_r}\right)^3 + (1+K) \cdot \left(\frac{s}{\omega_r}\right)^2 + Q \cdot K \cdot \left(\frac{s}{\omega_r}\right) + 1}$$






AC Equivalent Circuit of LLC Resonant Converter

LLC Topology



DC Characteristic of LLC Resonant Converter

- In normal operation, LLC works at the vicinity of the resonant frequency.
- During hold-up period, LLC works at the $F_s < F_r$ to achieve high gain.
- In light load, LLC may work at the $F_s > F_r$ to achieve high efficiency.




Agenda

- PFC+LLC Topology Inductions
- MPS Solutions for PFC and LLC
- MPS Solutions for SR



MPS PFC Roadmap




Released

Sampling

Under Design

MPS LLC Controllers Roadmap



Released

Sampling

Under Design

HR121x – Digital PFC+ LLC Combo Controller

Key Features

System Overall


- Digital control programmable through GUI
- <100mW no load power loss
- High efficiency at light load
 - > 80% @ 5W, > 65% @ 0.5W
- Comprehensive protections.
 - Brown-in/out, OVP, OCP, OLP, OTP, and customized ones

PFC Section

- Built-in HV start-up and X-cap discharger.
- CCM&DCM multimode control
- PF compensation, easy to get >0.9 PF at 10% load
- Two stage digital loop compensation

LLC Section




- 600V integrated HB driver and BST diode
- Current mode control
- Proprietary burst and skip operation modes
- Adaptive dead time and capacitive mode protection



HR121x – Digital PFC+ LLC Combo Controller




- Multi-mode PFC

A set signal determines the CCM valley current point and DCM point.






HR121x – Digital PFC+ LLC Combo Controller

CCM&DCM PFC Control



HR121x – Digital PFC+ LLC Combo Controller


PF Compensation





HR121x – Digital PFC+ LLC Combo Controller

Current Mode LLC Control

LLC_Voltage Mode Control





LLC_Current Mode Control



HR121x – Digital PFC+ LLC Combo Controller

Skip and Burst Modes for Light Load



Design Tool

HR1210 Design Assistant_V1.0.xls [Compatibility Mode] - Excel

FILE HOME INSERT PAGE LAYOUT FORMULAS DATA REVIEW VIEW

Clipboard Font Alignment Number Styles Cells Editing

D59 : X ✓ fx 110

The Future of Analog IC Technology®

1. System Spec

Min Input Voltage	Vi_min	85	V
Max Input Voltage	Vi_max	265	V
Main Frequency	fline	50	Hz
Rated Output Power	Po	400	W
Output Voltage	Vo	12	V
Output Current	Io	33.3	A
Bus Voltage	V_bus	400	V
Expected Efficiency	η_PFC	0.92	
Expected Efficiency	η_LLCL	0.93	
Over Load Level	Ratio_of	150	%

2. Main Circuit Design

PFC Section

Max Frequency	fsmx	100	kHz
Min Frequency	fsmn	40	kHz
Ratio of Ripple Current	K_PFC	0.6	
PFC Output Power	P_PFCout	430.1	W
PFC Output Current	I_PFCout	1.08	A
PFC Input Power	P_PFCin	467.5	W
PFC Inductance	L_PFC	180.2	uH

LLC Section

LLC Input Power	P_LLCLin	430.1	W
-----------------	----------	-------	---

transformer turns ratio

use recommended turnratio



Transformer Turns Ratio(Np:Ns)	NT_Recommended	16	
--------------------------------	----------------	----	--

use turnratio user input

Transformer Turns Ratio (Np:Ns)	NT_manual	12	
Resonant Frequency	fr0	90	kHz
Dead Time	T_dead	350	ns
Min Switching Period	T_min	4	us
Cost of Primary MOSFET	Ceq	80	pF
Max Input Magnetizing Inductanc	Lm_max	1.1	mH
Quality Factor:	Q	0.5	
Ratio of Inductance	AL	8.5	
Resonant Capacitance	Cr	47.3	nF
Resonant Inductance	Lr	66.1	uH
Primary Inductance	Lm	561.4	uH
Peak Current of Lm	I_Lmpk	0.9	A
Primary Winding RMS current	I_RMS_pri	2.4	A
Primary Winding Peak Current	I_PEAK_pri	3.4	A

Suggest Range: 50kHz to 200 kHz
Suggest Range: 40kHz to 100 kHz
K=2 CCM; K=2 CRM; K=2 DCM

Suggest Range: 0.2 to 0.5
Suggest Range: 4 to 10

Note: The "Gain vs. fn" curve at maximum load.

Introduction Basic Parameters PFC Inductor design Transformer Design LR Design Summary

READY 85%

Vin	90-264 VAC
Vout	12 V
Iout	50 A
PFC fs	70 kHz
LLC fs	100 kHz



HR1210
Spreadsheet

HR1275– Digital PFC+ LLC Combo Controller

Key features

General System Features


- Total <75mW No Load Power Loss
- HV Current Source for Start Up
- Smart X-cap Discharge
- Power Good Function
- External Over Temperature Protection (OTP)
- UART Interface for Parameters Program
- User-Friendly GUI for Digital PFC & LLC

PFC Controller

- CrM/DCM Multi Mode PFC Control with High Efficiency from Light Load to Full Load
- PFC Intelligent Valley Switching for Low Audible Noise
- PFC Input Cap Current Compensation and THD Compensation
- PFC Programmable Soft Burst-On for Higher Light Load Efficiency with Low Audible Noise
- OCL, OLP, OVP Protection

LLC Controller

- LLC Current Mode Control
- LLC Precise Entry/Exit Skip/Burst Mode Control
- Peak Power Mode
- LLC Adaptive Dead Time Adjustment
- LLC Capacitive Mode Protection
- OCP, OPP, CMP Protection



HR1275– Digital PFC+ LLC Combo Controller

PFC Control


	CrM (Critical conduction mode)	DCM (Discontinuous conduction mode)
Operation Mode		
Input Current	$I_{IN1}(\theta) = \frac{ V_{AC}(\theta) }{2 \times L} \times t_{ON}(\theta) = \frac{ V_{AC}(\theta) }{R_{EQ1}}$	$I_{IN2}(\theta) = \frac{ V_{AC}(\theta) }{2 \times L} \times t_{ON}(\theta) \times D_C(\theta) = \frac{ V_{AC}(\theta) }{R_{EQ2}}$ $D_C(\theta) = \frac{t_{ON}(\theta) + t_{DMG}(\theta)}{t_{ON}(\theta) + t_{DMG}(\theta) + t_{DT}}$
Input Equivalent Impedance	$R_{EQ1} = \frac{2 \times L}{t_{ON}(\theta)}$	$R_{EQ2} = \frac{2 \times L}{t_{ON}(\theta) \times D_C(\theta)}$
Condition for PF=1	$t_{ON}(\theta) = \varepsilon(\text{constant})$	$t_{ON}(\theta) \times D_C(\theta) = \varepsilon(\text{constant})$

HR1275– Digital PFC+ LLC Combo Controller

THD Compensation

The actual PFC inductor current consists of two parts, one is positive peak current (I_{pk}) depend by the PFC switch on-time (T_{on}), the other is negative current (I_{neg}) lead by the CrM/DCM ringing:




$$I_{in} = \frac{(T_{on} + T_{dmg}) \cdot \frac{I_{pk}}{2} - \int_0^{T_{neg}} I_{neg}(t) dt}{T_{on} + T_{dmg} + T_{neg}}$$



PFC Inductor Current in CrM/DCM

HR1275– Digital PFC+ LLC Combo Controller

PFC Valley Switching




HR1275– Digital PFC+ LLC Combo Controller

LLC Light load efficiency optimization

Conventional frequency control leads to **higher switching frequency** at light load, which increase the switching loss. And because the **magnetizing current** takes a major part in the primary current, it leads to condition loss.

HR1275 incorporates a skip mode to increase light load efficiency by **inserting idle time** between certain number of switch cycles. So that the overall switching cycle and magnetizing current are reduced.




HR1275– Digital PFC+ LLC Combo Controller

LLC Light load efficiency optimization



As the load gets even lighter, to further limit the average switching frequency, **a longer switch idle time** will be inserted into the skip mode to **improve Light load efficiency**.

- Programmable fixed V_{COMP}
- Programmable T_{H1} and T_{L1}
- Programmable skip frequency
- PWM on/off based on FBL voltage
- Burst frequency control
- FBL pull-up resistor control for power saving




HR1275– Digital PFC+ LLC Combo Controller

Efficient multi-mode LLC control



CH2 I_{LLC}
CH3 LSG
CH4 HSG



HR1275– Digital PFC+ LLC Combo Controller

Friendly GUI

LLC Skip Mode Debug

Step 1

Measure key parameters in Normal Mode

Step 2

Debug Vcomp@max skip load

Step 3

Debug Vcomp@min skip load

Step 4

Debug SKIP IN/OUT Energy

Step 5

SKIP Debug Done

Adjust the **SKIP IN Energy OFFSET** to get the desired **SKIP IN Load**.

SKIP IN Load

1.2 A

SKIP IN Energy OFFSET


-45



%

1 78

1023



Agenda

- PFC+LLC Topology Inductions
- MPS Solutions for PFC and LLC
- MPS Solutions for SR

21世纪电源网
21dianyuan.com

MPS LLC SR Controllers Roadmap

Gen 1



- SOIC8
- CCM/DCM Operation
- Max 300kHz

MP6903

- Fast turn-off delay (<20ns)
- Max 180V VDS rating
- 300uA sleep mode current



- SOIC8 & SOIC14
- CCM/DCM Operation
- Max 300kHz

MP6922/22A

- Fast turn-off delay (<20ns)
- Max 180V VDS rating
- Dual Channel SR driver
- <600uA sleep mode current

Gen 2



- SOIC14
- CCM/DCM Operation
- Max 300kHz

MP6923

- Fast turn-off delay (<20ns)
- Max 180V VDS rating
- <600uA sleep mode current
- Anti-bounce logic



- SOIC8
- CCM/DCM Operation
- Max 300kHz

MP6924/25

- Fast turn-off delay (<20ns)
- Max 180V VDS rating
- 150uA sleep mode current
- 4.2V~35V wide range VDD
- Enhanced driver ability



Released




In development



Plan


MP6924A Key Features

- Works with Standard and Logic Level MOSFETs
- Fast Turn-Off Total Delay of 35ns
- 4.2 V to 35 V Wide VDD Operating Range
- 175 μ A Low Quiescent Current in Light-Load Mode
- Supports CCM, CrCM, and DCM Operation
- Supports High-Side and Low-Side.



MP6924A Adaptive Forward Voltage

- When V_{DS} rises above the forward voltage drop ($-V_{fwd}$), the MP6924A pulls down the gate voltage level to make the on resistance of the MOSFET larger to ease the rise of V_{DS} .
- V_{DS} adjusted to be around $-V_{fwd}$. This function puts the driver voltage at a very low level when the synchronous MOSFET is turning off, which boosts the turn-off speed.



Thank you!

www.monolithicpower.com